General-Purpose Graphics Processing Unit (GPGPU) applications exploit on-chip scratchpad memory available in the Graphics Processing Units (GPUs) to improve performance. The amount of thread level parallelism (TLP) present in the GPU is limited by the number of resident threads, which in turn depends on the availability of scratchpad memory in its streaming multiprocessor (SM). Since the scratchpad memory is allocated at thread block granularity, part of the memory may remain unutilized. In this article, we propose architectural and compiler optimizations to improve the scratchpad memory utilization. Our approach, called Scratchpad Sharing, addresses scratchpad under-utilization by launching additional thread blocks in each SM. These thread blocks use unutilized scratchpad memory and also share scratchpad memory with other resident blocks. To improve the performance of scratchpad sharing, we propose Owner Warp First (OWF) scheduling that schedules warps from the additional thread blocks effectively. The performance of this approach, however, is limited by the availability of the part of scratchpad memory that is shared among thread blocks.
INTRODUCTION
The throughput achieved by a Graphics Processing Unit (GPU) depends on the amount of thread-level-parallelism (TLP) it utilizes. Therefore, improving the TLP of GPUs has been the focus of many recent studies Anantpur and Govindarajan 2014; Xie et al. 2015; Fung et al. 2007] . The TLP present in a GPU is dependent on the number of resident threads. A programmer interested in parallelizing an application in GPU invokes a function, called kernel, with a configuration consisting of number of thread blocks and number of threads in each thread block. The maximum number of thread blocks, and hence the number of threads, that can be launched in a Streaming Multiprocessor (SM) depends on the number of available resources (such as scratchpad memory 1 and registers) in it. If an SM has R resources and each thread block requires R tb resources, then R/R tb number of thread blocks can be launched in each SM. Thus, utilizing R tb * R/R tb units of resources present in the SM, the remaining R mod R tb resources are wasted.
This underutilization of resources is evident from Figures 1 and 2. For the benchmark applications in Table I and for the GPU configuration in Table II , Figure 1 shows the number of thread blocks that are launched in each SM, and Figure 2 shows the percentage of unutilized scratchpad memory.
Example 1.1. Consider the application backprop in Table I . It requires 9408 bytes of scratchpad memory to launch a thread block in the SM. According to the GPU configuration shown in Table II , each SM has 16K bytes of scratchpad memory. Hence, only one thread block can be launched in the SM, this utilizes 9,408 bytes of scratchpad memory. The remaining 6,976 bytes of scratchpad memory remains unutilized. We can observe the similar behavior for other applications as well. Hence, scratchpad allocation at thread block level granularity not only has a lower number of resident thread blocks but also has scratchpad memory underutilization.
In this article, we propose an approach called Scratchpad Sharing, which launches additional thread blocks in each SM. These thread blocks help in improving the TLP by utilizing the wasted scratchpad memory and by sharing the scratchpad memory with the other resident thread blocks. However, it is observed that increasing the number of thread blocks can also lead to a decrease in the throughput due to resource contention . To overcome this, we propose Owner Warp First (OWF), a warp scheduling algorithm that improves performance by effectively scheduling warps to minimize the dependency for shared scratchpad memory.
In our experiments, we observed that the performance of scratchpad sharing depends on the availability of the scratchpad memory that is shared between the thread blocks. We have developed static analysis that helps in allocating scratchpad variables into shared and unshared scratchpad regions, such that the shared scratchpad variables are needed only for a short duration. We modified the GPU architecture to include a new hardware instruction (relssp) to release the acquired shared scratchpad memory at run-time. When all the threads of a thread block execute the relssp instruction, the thread block releases its shared scratchpad memory. We describe an algorithm to help compiler in an optimal placement of the relssp instruction in a kernel, such that the shared scratchpad can be released as early as possible, without causing any conflicts among shared thread blocks. These optimizations improve the availability of shared scratchpad memory. The main contributions of this article are:
(1) We describe an approach to launch more thread blocks by sharing the scratchpad memory. We further describe a warp-scheduling algorithm that improves the performance of the GPU applications by effectively using warps from additional thread blocks. (2) We present a static analysis to layout scratchpad variables in order to minimize the shared scratchpad region. We introduce a hardware instruction, relssp, and an algorithm for optimal placement of relssp in the user code to release the shared scratchpad region at the earliest. (3) We used the GPGPU-Sim [Bakhoda et al. 2009 ] simulator and the Ocelot [Diamos et al. 2010 ] compiler framework to implement and evaluate our ideas. On several kernels from various benchmark suites, we achieved an average improvement of 19% and a maximum improvement of 92.17% over the baseline approach.
Section 2 describes the background required for our approach. Section 3 presents the details of the scratchpad sharing. Section 4 presents the need for compiler 15:4 V. Jatala et al. Fig. 3 . Scratchpad access mechanism. optimizations. The optimizations themselves are discussed in Section 5. Section 6 analyzes the hardware requirements and the complexity of our approach. Section 7 shows the experimental results. Section 8 discusses related work, and Section 9 concludes the article.
BACKGROUND
A typical NVIDIA GPU consists of a set of streaming multiprocessors (SMs). Each SM contains execution units called stream processors. A programmer can parallelize an application on GPU using programming languages such as CUDA [2012] and OpenCL [2009] . The region of a program that is to be parallelized is specified using a function called kernel. The kernel is invoked with the configuration specifying the number of thread blocks and number of threads as <<<#ThreadBlocks, #Threads>>>. The number of thread blocks that are actually launched in an SM depends on the resources available in the SM, such as the amount of scratchpad memory, the number of registers. In GPUs, each SM has its own private scratchpad memory, which can be used by thread blocks that are launched in it. In CUDA, a variable can be allocated to scratchpad memory by specifying __shared__ keyword inside a kernel function. The thread blocks that are launched in the GPUs are executed independently [CUDA 2012] . This allows the thread blocks to be scheduled in any order on to the SMs. The threads that are launched in an SM are partitioned into groups of consecutive 32 threads called warps. All the threads in a warp execute the same instruction in SIMD manner. Each SM has one or more warp schedulers, which fetch a warp from the pool of available warps based on some warp scheduling algorithm. When no warp can be issued in a cycle, the cycle is said to be a stall cycle. Our approach tries to reduce these stall cycles by launching more number of thread blocks in each SM.
SCRATCHPAD SHARING
Scratchpad sharing launches additional thread blocks in each SM to reduce scratchpad underutilization and, as a result, increases TLP on a SM. Example 3.1 illustrates how this works.
Example 3.1. The performance of backprop (discussed in Example 1.1) can be improved by launching two thread blocks, say TB 0 and TB 1 , which share the scratchpad memory. The scratchpad sharing approach allocates total 16K bytes of memory together for TB 0 and TB 1 as follows: 6,976 bytes of scratchpad memory is allocated to each thread block independently (unshared scratchpad), while the remaining 2,432 bytes of memory (shared scratchpad) is allocated to the thread block that requires it first. For example, if TB 1 accesses the shared scratchpad memory first, it is allocated all of the shared portion. TB 0 can continue its execution till it requires shared scratchpad memory, at which point it waits. TB 0 resumes its execution once TB 1 finishes or releases the shared scratchpad. Thus, TB 0 hides the long memory latencies of TB 1 , thereby improving the run-time of the application.
To generalize our idea, consider a GPU that has R units of scratchpad memory per SM, and each thread block requires R tb units of scratchpad memory to complete its execution. Consider a pair TB 0 and TB 1 of shared thread blocks. Instead of allocating R tb units of memory to each of TB 0 and TB 1 , we allocate t × R tb (0 < t < 1) units of scratchpad memory to each of them independently. This is called unshared scratchpad. We further allocate (1 − t) × R tb units of scratchpad memory to the pair as shared scratchpad. Thus, a total of (1 + t) × R tb units of scratchpad memory is allocated for both. TB 0 and TB 1 can access shared scratchpad memory only after acquiring an exclusive lock, in an First-Come-First-Served (FCFS) manner, to prevent concurrent accesses. Once a shared thread block (say TB 0 ) acquires the lock for shared scratchpad memory, it retains the lock till the end of its execution. The other thread block (TB 1 ) can continue to make progress until it requires to access shared scratchpad memory, at which point it waits until TB 0 releases the shared scratchpad.
The naive scratchpad sharing mechanism, where each thread block shares scratchpad memory with another resident thread block, may not give benefit over default (unshared) approach. We also need to guarantee that in sharing approach, the number of active thread blocks (not waiting for shared scratchpad) is no less than the number of thread blocks in default approach.
Example 3.2. Consider the application DCT3 that requires 2,176 bytes of scratchpad memory per thread block. For the given GPU configuration (Table II) , 7 thread blocks can be launched in default mode. With scratchpad sharing, it is possible to launch 12 thread blocks (for a certain value of t). Suppose we create six pairs of thread blocks where the blocks in each pair share scratchpad. Then, in the worst case, all 12 blocks may request access to the shared portion of scratchpad. This will cause six blocks to go in waiting, while only the remaining 6 will make progress. If the shared region is sufficiently large, then the application will perform worse with scratchpad sharing.
To make sure at least seven thread blocks make progress, our approach creates only five pairs of thread blocks that share scratchpad memory, the remaining two thread blocks are not involved in sharing. Thus, at most five blocks can be waiting during execution.
In our approach, the thread blocks that share the scratchpad memory are referred to as shared thread blocks, the rest are referred to as unshared thread blocks. The computation of number of shared and unshared thread blocks is described in detail in Jatala et al. [2016a] .
To implement our approach, we modify the existing scratchpad access mechanism provided by GPGPUSIM [2014] simulator. Figure 3 shows the scratchpad access mechanism that supports scratchpad sharing. When a thread (Thread Id: ThId) needs to access a scratchpad location (SMemLoc), we need to check if it is from an unshared thread block. If it belongs to an unshared thread block, then it can access the location directly from scratchpad memory (Figure 3 Step (b)). Otherwise, we need to make another check if it accesses unshared scratchpad location (Step (c)). The thread accesses unshared scratchpad location if SMemLoc < R tb t, because we allocate R tb t units of scratchpad memory to each of the shared thread blocks. Otherwise, we treat the location as shared scratchpad location. A thread can access unshared scratchpad location directly, however it can access the shared scratchpad location only after acquiring the exclusive lock as (Step (e)). Otherwise, it retries the access in the next cycle. 
Owner Warp First (OWF) Scheduling
In our approach, each SM contains various types of thread blocks such as, (1) unshared thread blocks, which do not share scratchpad memory with any other thread block, (2) shared thread blocks that own the shared scratchpad memory (Owner thread blocks) by having exclusive lock, and (3) shared thread blocks that do not own the shared scratchpad memory (Non-owner thread blocks). We refer to the warps in these thread blocks as "Unshared Warps," "Owner warps," and "Non-owner Warps," respectively. When an owner thread block finishes its execution, it transfers its ownership to its corresponding non-owner thread block, and the new thread block that will be launched becomes the non-owner thread block.
Scheduling these warps in the SM plays an important role in improving the performance of applications. Hence, we propose an optimization, Owner Warp First (OWF) , that schedules the warps in the following order: (1) Owner warps, (2) Unshared warps, and (3) Non-owner warps. Giving the highest priority to owner warps helps them in finishing sooner, so the dependent non-owner warps can resume their execution, which can help in hiding long execution latencies. Figure 4 shows the benefit of giving the first priority to owner warp when compared to unshared warp. Consider an SM that has three warps: Unshared (U), Owner (O), and Non-owner (N) warps. Assume that they need to execute three instructions I 1 , I 2 , and I 3 as shown in the figure; the latency of Add and Mov instruction is 1 cycle, and the latency of Load instruction is five Cycles. Also, assume that instruction I 2 uses a shared scratchpad memory location. If unshared warp is given highest priority (shown as Unshared Warp First in the figure), then it can issue I 1 in the 1st cycle and issue I 2 in the 2nd cycle. However, it cannot issue I 3 in the third cycle, since I 3 is dependent on I 2 for register R 2 , and I 2 takes five cycles to complete its execution. However, the owner warp with second priority can execute I 1 in the third cycle. Similarly, it can issue I 2 in the fourth cycle. The non-owner with least priority can start issuing I 1 in the fifth cycle, however, it cannot issue I 2 in the sixth cycle, since I 2 uses a shared scratchpad memory location, and it can access the shared location only after the owner thread block releases the lock, hence it waits until the owner warp finishes execution. Once the owner warp finishes the execution of I 2 and I 3 in the eighth and ninth cycles, respectively, the non-owner resumes the execution of I 2 in tenth cycle, and it can subsequently finish in 15 cycles.
If owner warp is given first priority compared to unshared warp, then it can issue I 1 and I 2 in its first and second cycles, respectively. Similarly, the unshared warp, with second priority, can issue I 1 and I 2 in third and fourth cycles. The non-owner warp with least priority can issue I 1 in fifth cycle, and it waits for owner warp to release the shared scratchpad memory. Once the owner warp completes the execution of I 2 and I 3 in seventh and eighth cycles, the non-owner can resume the execution by overlapping the execution of I 2 in the eighth cycle with unshared warp. Finally, the unshared warp and non-owner warp can finish their execution in ninth and thirteenth cycle, respectively. Thus, improving the overall performance.
Effect of Barriers
Our approach to scratchpad sharing does not require any special handling of barriers(_syncthreads()). Recall that in our approach, the scratchpad is shared at the thread block granularity. An owner thread block gets the lock on the shared scratchpad and releases only after it completes its execution. The warps from the non-owner thread block wait for its owner thread block for shared scratchpad memory. However, the warps from the owner thread block never wait for the warps of the non-owner thread block, since they already have lock. In the presence of _syncthreads() instruction only the warps within the same thread blocks wait for other warps, and they make progress after all the warps of the thread block arrive at the barrier [CUDA 2012 ]. Hence, a circular wait is not possible even in the presence of both barriers as well as shared scratchpad locks, thus avoiding deadlocks.
Scratchpad Sharing and Thread Block Scheduling for Multiple SMs
In the presence of multiple SMs, the additional thread blocks that are launched in each SM share scratchpad memory present in the same SM. We do not allow sharing of scratchpad memory across SMs, because access to scratchpad memory is private to each SM, and a thread block is allocated to only one SM, that is, it cannot reside partly on one SM and partly on another SM.
GPGPUSIM [2014] uses a round robin scheduling algorithm for scheduling thread blocks on multiple SMs Consider a GPU that has p SMs. Assume that a kernel needs to launch N thread blocks (B 1 , B 2 , . . . , B N ) in the GPU. Further, assume that default scratchpad allocation mechanism can launch m thread blocks in each SM. Thus, the ith SM has thread blocks with ids B i , B p+i , B 2 p+i , . . . B (m−1) p+i in it. Whenever an SM finishes the execution of a thread block, a new thread block is launched in it, until all the N blocks are finished. Our proposed scratchpad sharing mechanism does not modify the thread block scheduling mechanism. Assuming our approach launches n blocks (n ≥ m), the ith SM gets thread blocks with ids B i , B p+i , B 2 p+i , . . . , B (n−1) p+i . The additional n− m thread blocks (i.e., B mp+i , B (m+1) p+i , . . .) share scratchpad memory with blocks B i , B p+i , . . . respectively. The remaining thread blocks remain in the unsharing mode. Note that the thread blocks that share scratchpad memory are always part of the the same SM. Whenever a new thread block is launched in place of an old block that has finished its execution, the new block gets the same scratchpad sharing status (shared/unshared) as the old one.
Since thread blocks in an SM can complete their execution in any order [CUDA 2012] (no priority among thread blocks), and the scratchpad memory is shared only among the thread blocks within a SM, priority inversion problem does not arise with the scratchpad sharing approach.
THE NEED FOR COMPILER OPTIMIZATIONS
In scratchpad sharing, when two thread blocks (say, TB 0 and TB 1 ) are launched in shared mode, one of them accesses the shared scratchpad region at a time. As soon as one thread block, say TB 0 , starts accessing the shared scratchpad region, the other thread block, TB 1 , cannot access the shared scratchpad region and hence may have to wait until TB 0 finishes execution.
Example 4.1. Consider the CFG in Figure 5 , which is obtained for SRAD1 benchmark application (Table I ). In the figure, the program point marked L corresponds to the last access to the shared scratchpad. Without compiler assistance, the shared scratchpad region can be released only at the end of the last basic block (Exit node of CFG) even though it is never accessed after L.
To promote the release of shared scratchpad region before the end of kernel execution, we introduce a new hardware instruction (PTX instruction) called relssp. Our proposed compiler optimization can place the relssp instructions in a kernel such that shared scratchpad memory is released as early as possible by each thread.
Example 4.2. Consider the scenario in Figure 6 , where a kernel function declares four equal sized scratchpad variables V 1 to V 4 . The figure also shows the regions of the kernel within which different variables are accessed. If V 1 and V 4 are allocated into shared scratchpad region, then the shared scratchpad region is accessed from program point P 1 to program point P 8 . However, when V 2 and V 3 are allocated to shared scratchpad region, the shared region is accessed for a shorter duration, that is, from program point P 3 to program point P 6 .
Note that the choice of allocation of scratchpad variables into shared and unshared scratchpad regions does not affect the correctness of the program but can affect the availability of the shared scratchpad region, and hence the effectiveness of sharing.
COMPILER OPTIMIZATIONS
In this section, we describe a compile time memory allocation scheme and an analysis to optimally place relssp instructions. The memory allocation scheme allocates scratchpad variables into shared and unshared region such that shared scratchpad variables are accessed only for a small duration during the run-time. In the presence of loops, where the number of iterations of loops are not computable at compile time, it is not possible to statically bound the number of instructions executed at run-time. Hence, we need to use approximate loop bounds. Any approximation is fine, since, as noted earlier, it only affects the effectiveness of sharing, but not the correctness.
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To simplify the description of the required analyses, we make the following assumptions:
-The control flow graph (CFG) for a function (kernel) has a unique Entry and a unique Exit node. -There are no critical edges in the CFG. A critical edge is an edge whose source node has more than one successor and the destination node has more than one predecessor.
These assumptions are not restrictive as any control flow graph can be converted to the desired form using a preprocessing step involving simple graph transformations: adding a source node, adding a sink node, and adding a node to split an edge [Khedker et al. 2009; Kam and Ullman 1976] .
Minimizing Shared Scratchpad Region
Consider a GPU that uses scratchpad sharing approach such that two thread blocks involved in sharing can share a fraction f < 1 of scratchpad memory. Assume that each SM in the GPU has M bytes of scratchpad memory, the kernel that is to be launched into the SM has N scratchpad variables, and each thread block of the kernel requires M tb bytes of scratchpad memory. We allocate a subset S of scratchpad variables into shared scratchpad region such that: (1) The total size of the scratchpad variables in the set S is equal to the size of shared scratchpad ( f × M tb ), and (2) the region of access for variables in S is minimal in terms of the number of instructions.
To compute the region of access for S, we define access range for a variable as follows:
Definition 5.1. Access Range of a Variable: A program point π is in the access range of a variable v if both the following conditions hold: (1) There is an access (definition or use) of v on some path from Entry to π , and (2) there is an access of v on some path from π to Exit.
Intuitively, the access range of a variable covers every program point between the first access and the last access of the variable in an execution path. The access range for a variable can contain disjoint regions due to branches in the flow graph.
Definition 5.2. Access Range of a Set of Variables: A program point π is in the access range of a set of variable S if both the following conditions hold: (1) There is an access to a variable v ∈ S on a path from Entry to π , and (2) there is an access to a variable v ∈ S on a path from π to Exit.
Example 5.1. Consider a kernel whose CFG is shown in Figure 7 . The kernel uses three scratchpad variables A, B, and C. Variable A is accessed in the region from basic block BB 1 to basic block BB 4 . The start of basic block BB 2 is considered in access range of A, because there is a path from Entry to start of BB 2 that contains an access of A (definition in BB 1 ), and there is a path from the start of BB 2 to Exit that contains the access of A (use in BB 4 ).
Consider the set S = {B, C}. Basic block BB 4 is in access range of S, because there is a path from Entry to BB 4 containing the access of B (definition in BB 2 ), and there is a path from BB 4 to Exit containing the access of the C (use in BB 6 ). 
To compute the access ranges for a program, we need a forward analysis to find the first access of the scratchpad variables, and a backward analysis to find the last access of the scratchpad variables. We define these analyses formally using the following notations:
-IN(BB) denotes the program point before the first statement of the basic block BB.
OUT(BB) denotes the program point after the last statement of BB. -PRED(BB) denotes the set of predecessors, and SUCC(BB) denotes the set of successors of BB.
-PreIN(v, BB) is true if there is an access to variable v before IN(BB). PreOUT(v, BB)
is true if there is an access to the variable v before OUT(BB). -PostIN(v, BB) is true if there is an access to variable v after IN(BB). PostOUT(v, BB) is true if there is a access to variable v after OUT(BB).
-AccIN(S, BB) is true if IN(BB) is in access range of a set of scratchpad variables S.
AccOUT(S, BB) is true if OUT(BB) is in access range of a set of scratchpad variables S.
The data flow equations to compute the information are 4 : We decide whether the access range of a set of scratchpad variables S includes the points IN(BB) and OUT(BB) as:
Example 5.2. Table III shows the program points in the access ranges of scratchpad variables for CFG of Figure 7 . The table also shows the program points in the access ranges of sets of two scratchpad variables each.
Let SV denote the set of all scratchpad variables. For every subset S of SV having a total size equal to the size of shared scratchpad memory, our analysis counts the total number of instructions in the access range of S. Finally, the subset that has the minimum count is selected for allocation in the shared scratchpad memory.
Example 5.3. Consider once again the CFG in Figure 7 . For simplicity, assume that all the variables have equal sizes, and each basic block contains the same number of instructions. Consider a scratchpad sharing approach that can allocate only two of the variables into the shared scratchpad region. From the CFG, and from Table III, it is clear that when A and B are allocated into shared scratchpad memory, the shared region is smaller, compared to when either {B,C} or {A,C} are allocated in the shared region.
Implementation of relssp Instruction
In scratchpad sharing approach, a shared thread block acquires a lock before accessing shared scratchpad region and unlocks it only after finishing its execution. This causes a delay in releasing the shared scratchpad, because the thread block holds the scratchpad memory till the end of its execution, even though it has finished accessing shared region.
To minimize the delay in releasing the shared scratchpad, we propose a new instruction, called relssp, in PTX assembly language. The semantics of relssp instruction is to unlock the shared region only when all active threads 5 within a thread block finished executing the shared region. Figure 8 shows the pseudo code for relssp instruction. The RELEASESSP() procedure maintains count, an integer initialized to zero. When an active thread within a thread block executes a relssp instruction, it increments the count value. When all active threads of a thread block execute relssp instruction (Line 5, when count equals ACTIVE_THREADS), the shared region is unlocked by invoking UNLOCKSHAREDREGION(). The unlock procedure releases the shared scratchpad region by resetting the lock variable. The execution of relssp by a thread block that does not access shared scratchpad region has no effect.
It is clear that count in Figure 8 has to be a shared variable, hence a software implementation will require to manage critical section. The same algorithm, however, can be efficiently implemented in hardware circuit as shown in Figure 9 . The ith thread within a thread block is associated with an active mask ( A i ) and a release bit (R i ). The mask A i is set if the ith thread is active. When this thread executes relssp instruction, the release bit (R i ) gets set. The shared scratchpad region is unlocked only when all the active threads in a thread block execute relssp instruction (the lock bit, i.e., the output of NAND gate becomes 0 in Figure 9 ). In other words, shared scratchpad region is unlocked if ∀i A i → R i is true.
Algorithm for Optimal Placement of relssp Instruction
In Section 5.2, we introduced a new instruction to release the shared scratchpad memory. In this section, we discuss a compile-time analysis for optimal insertion of relssp instruction in the program. We insert a relssp instruction at a program point π such that the following conditions are met:
(1) Safety: The relssp instruction must be executed by each active thread within a thread block, and it must be executed after last access to shared scratchpad memory. (2) Optimality: The relssp instruction must be executed by each active thread exactly once.
Condition (1) (Safety) ensures that shared scratchpad is eventually released by a thread block, since the instruction is executed by all the threads of a thread block. Also, it guarantees that shared scratchpad is released only after a thread block has completed using it. Whereas, Condition (2) (Optimality) avoids redundant execution of relssp instruction.
In the scratchpad sharing, a thread block releases the shared scratchpad memory after completing its execution, hence it is equivalent to having a relssp instruction placed at the end of the program, which guarantees both the conditions, albeit at the cost of delay in releasing the shared scratchpad. A simple improvement that promotes early release of shared scratchpad memory and ensures both the conditions is to place the relssp instruction at a basic block BB postdom where BB postdom is a common post dominator of those basic blocks having the last accesses to the shared scratchpad memory along different paths. Further, BB postdom should dominate Exit, that is, it should be executed in all possible execution paths. As the following example shows, this strategy, though an improvement over placing relssp in Exit, may also result in delaying the release of shared scratchpad memory.
Example 5.4. Consider a CFG shown in Figure 10 . Assume that L 1 , L 2 denote the program points that correspond to the last accesses to shared scratchpad memory. Since relssp instruction is to be executed by all the threads of thread block, it can be placed at the post dominator of the basic blocks BB 3 and BB 9 , that is, program point marked π in BB 12 , which is visible to all threads. However, this delays the release of shared scratchpad. Consider a thread that takes a path along BB 9 , it can execute relssp immediately after executing the last access to shared region (shown as OPT 3 in the figure). It executes relssp at program point π . Similarly, when a thread takes a path along the basic block BB 4 , it releases the shared scratchpad at π even though it does not access any shared scratchpad in that path. The scratchpad can be released at program point OPT 2 in BB 4 .
As is clear from the above example, placement of relssp instruction has an effect on the availability of shared scratchpad memory. Intuitively, a safely placed relssp instruction at a program point π can be moved to a previous program point π in the same basic block provided the intervening instructions do not access shared scratchpad. The movement of relssp from a basic block BB to predecessor BB is possible provided every other successor of BB also does so.
Example 5.5. Figure 11 (a) shows a basic block BB 1 , which has the last access to the shared scratchpad memory at L 1 . In this block, if the relssp instruction can be placed safely at the program point π 1 , then it can be moved to π 2 , since there is no access to shared scratchpad memory between π 1 and π 2 . However, it cannot be moved to the program point π 3 within the same basic block, because it violates safety (Condition 1).
Consider another scenario shown in Figure 11 (b), basic block BB 2 has the last access to shared memory at L 2 , and basic blocks BB 1 , BB 3 , and BB 4 do not access any scratchpad memory. If the relssp instruction can be placed safely at π 4 in BB 4 , then it can be moved to a program point π 5 and π 7 in the basic blocks BB 2 and BB 3 , respectively. However, it cannot be moved to program point π 6 in BB 2 and π 8 in BB 1 , since it violates of Condition 1. Also, the relssp instruction can not be moved from π 7 in BB 3 to π 8 in BB 1 , since the basic block BB 2 , which is a successor of BB 1 , does not allow the relssp instruction to be placed at π 8 .
We now formalize these intuitions into a backward data flow analysis. The notations used are: -IN(BB) denotes the program point before the first statement of the basic block BB.
OUT(BB) denotes the program point after the last statement of BB.
-SafeIN(BB) is true if the relssp instruction can be safely placed at IN(BB), and SafeOUT(BB) is true if the relssp instruction can be safely placed at OUT(BB). -INS π , if true, denotes that relssp will be placed at program point π by the analysis.
The data flow equations are:
scratchpad access SafeOUT(BB), otherwise,
The above equations compute the program points where relssp can be placed safely. For a basic block BB, OUT(BB) is an optimal place for relssp instruction, if relssp can be placed safely at OUT(BB), and it can not be moved safely to its previous program point in the basic block, that is, IN(BB) is false. This is computed as
Similarly, IN(BB) is an optimal point for relssp instruction, when the instruction can not be moved to its predecessors. 6 This can be computed as
Equations (1) and (2) together, along with the absence of critical edges, ensure the optimality condition that each thread executes the relssp instruction exactly once. Thus, our compiler optimizations help in progressing the shared thread blocks that are present in each SM by releasing shared scratchpad and minimizing the access to shared scratchpad region. Hence, the shared thread blocks in each SM finish their execution early. Subsequently, new shared thread blocks are launched early. Thus, a kernel can finish its execution early. Figure 12 shows the modified GPU architecture to implement scratchpad sharing. Our approach requires two modifications to scheduler unit in the SM. The first change is to the warp scheduler, which uses OWF optimization. The second change is the inclusion of resource access unit, which follows the scratchpad access mechanism as discussed in Section 3. The resource access unit requires the following additional storage:
REQUIREMENTS FOR SCRATCHPAD SHARING

Hardware Requirements
(1) Each SM requires a bit (shown as ShSM in Figure 12 ) to indicate whether the scratchpad sharing is enabled for it. This bit is set when the number of thread blocks launched using our approach is more than that of baseline approach. (2) Every thread block involved in sharing stores the id of its partner thread block in the ShTB table. If a thread block is in unsharing mode, then −1 is stored. For T thread blocks in the SM, we need a total of T log 2 (T + 1) bits. (3) Each warp requires a bit to specify if it is an owner warp. (4) For each pair of shared thread blocks, a lock variable is needed to access shared scratchpad memory. This variable is set to the id the thread block that acquired shared scratchpad memory. For T thread blocks, there are at most T /2 pairs of sharing thread blocks in the SM. This requires
(log 2 T ) bits in the SM.
If a GPU has N SMs and allows a maximum of T thread blocks and W warps per SM, then the number of additional bits required is (1+T log 2 (T +1)+W +
T 2 (log 2 T ) ) * N. For the architecture, we used for simulation (shown in Table II), the overhead is 209 bits per SM. In addition, each scheduler unit in the SM requires two comparator circuits and one arithmetic circuit to set the lock (See Figure 3) .
Analysis of Compiler Optimizations
The dataflow analyses to compute definitions and usages of scratchpad variables (Section 5.1) are bit-vector data flow analyses [Khedker et al. 2009 ]. For a kernel with n scratchpad variables and m nodes (basic blocks) in the flow graph, the worst case complexity is O(n× m 2 ) (assuming set operations on n bit-wide vectors take O(n) time). The computation of access ranges for sets of variables may require analyzing all O(2 n ) subsets in the worst case, where the largest size of a subset is O(n). Thus, given the usage and definitions at each program point in the kernel, computation of AccIN and AccIN requires O(m × n × 2 n ) time. Therefore, the total time complexity is O(n × m 2 + m × n × 2 n ). Since the number of scratchpad variables in a kernel function is small (typically, n ≤ 10), the overhead of the analysis is practical.
Our approach inserts relssp instructions in a CFG such that relssp is called exactly once along any execution path. In the worst case, all nodes in a CFG (except Entry and Exit blocks) might fall along different paths from Entry to Exit. Hence, the worst case number of relssp inserted is O(m).
EXPERIMENTAL EVALUATION
We implemented the proposed scratchpad sharing approach and integrated relssp instruction in GPGPU-Sim V3. Depending on the amount and the last usage of the shared scratchpad memory by the applications, we divided the benchmark applications into three sets. Set-1 and Set-2 (Table I) consists of applications whose number of resident thread blocks are limited by scratchpad memory. For Set-1, the applications do not access scratchpad memory till towards the end of their execution, while for Set-2, the applications access scratchpad memory till towards the end of their execution. The introduction of relssp instruction is expected to give benefit over our earlier approach [Jatala et al. 2016a ] only for Set-1 applications. Set-3 benchmarks (Table IV) consist of applications whose number of thread blocks are not limited by scratchpad memory, but by some other parameter. These are included to show that our approach does not negatively affect the performance of applications that are not limited by scratchpad memory. For each application in Set-1 and Set-2 benchmarks, Table I shows the kernel that is used for evaluation, the number of the scratchpad variables declared in each kernel, the amount of the scratchpad memory required for each thread block, and the thread block size. Some applications in Set-1 and Set-2 benchmarks are modified to make sure that the number of thread blocks is limited by scratchpad memory, thus making scratchpad sharing approach applicable. These changes increase the scratchpad memory requirement per thread block and are described in details in Jatala et al. [2016b] . For Set-3 benchmarks, Table IV shows the cause of limitation on the number of thread blocks. The causes include the limit on the number of registers, the maximum limit on the number of resident thread blocks, and the maximum limit on the number of resident threads.
We compiled all the applications using CUDA 4.0 and simulated them using the GPGPU-Sim simulator. CUDA 4.0 is used, since GPGPU-Sim and Ocelot do not support CUDA 5.0 and above. We use a threshold (t) to configure the amount of scratchpad sharing. If each thread block requires R tb amount of scratchpad memory, then we allocate R tb (1 + t) for each pair of shared thread blocks, in which we allocate R tb (1 − t) as shared scratchpad memory. We analyzed the benchmark applications for various threshold values and choose the value t as 0.1 (i.e., 90% scratchpad is shared among pair of thread blocks) to give the maximum benefit. The details of the experiments to choose t are given in our technical report [Jatala et al. 2015] . For any loop with non-constant bounds, we assumed a bound of 1024 on the number of iterations of the loop.
We measure the performance of our approach using the following metrics:
(1) The number of the resident thread blocks launched in the SMs. This is a measure of the amount of thread level parallelism present in the SMs. (2) The number of instructions executed per shader core clock cycle (IPC). This is a measure of the throughput of the GPU architecture. (3) The number of simulation cycles that an application takes to complete its execution. This is a measure of the performance of the benchmark applications.
Analysis of Set-1 and Set-2 Benchmarks
We use Unshared-LRR to denote the baseline unsharing approach, Shared-OWF to denote our scratchpad sharing approach with OWF scheduler, and Shared-OWF-OPT to denote the scratchpad sharing approach that includes OWF scheduler and compiler optimizations.
7.1.1. Comparing the Number of Resident Thread Blocks. Figure 13 shows the number of thread blocks for the three approaches. For applications DCT1 and DCT2, Unshared-LRR launches 7 thread blocks in the SM according to the amount of scratchpad memory required by their thread blocks. Shared-OWF launches 14 thread blocks in the SM, where each of the 7 additional thread blocks share scratchpad memory with other resident thread blocks. For DCT3 and DCT4 applications, Unshared-LRR launches 7 thread blocks in the SM, whereas Shared-OWF launches 12 thread blocks in the SM, such that the additional 5 thread blocks share scratchpad memory with the existing 5 thread blocks; while the remaining 2 existing thread blocks in the SM do not share scratchpad memory with any other thread block. For FDTD3d, Shared-OWF launches 2 additional thread blocks in the SM when compared to Unshared-LRR, which share scratchpad memory with other 2 resident thread blocks. For the remaining applications, Unshared-LRR launches 1 thread block, whereas Shared-OWF launches 1 additional thread block in the SM, which shares scratchpad memory with the existing thread block. Note that the number of thread blocks launched by Shared-OWF-OPT is exactly same as that of Shared-OWF. This is expected, since the number of additional thread blocks launched by scratchpad sharing approach depends on two parameters: (1) the amount of scratchpad sharing, and (2) the amount of scratchpad memory required by a thread block; and our compiler optimizations do not affect either of these parameters. Figure 14 compares the performance of Shared-OWF-OPT 7 in terms of the number of instructions executed per cycle (IPC) with that of Unshared-LRR. We observe a maximum improvement of 92.17% and an average (Geometric Mean, shown as G. Mean in the figure) improvement of 19% with Shared-OWF-OPT. The maximum benefit of 92.17% is for heartwall, because the additional thread blocks launched by Shared-OWF-OPT do not access the shared scratchpad region. Hence all the additional thread blocks make progress without waiting for corresponding shared thread blocks. MC1 improves by 32.32%, because additional thread blocks launched in the SM make significant progress before accessing shared scratchpad region. backprop shows an improvement of 74.2%, it leverages both scratchpad sharing and the compiler optimizations to perform better. The improvements in SRAD1 and SRAD2 applications are largely due to the compiler optimizations. FDTD3d slows down (-2.29%) with Shared-OWF-OPT due to more number of L1 and L2 cache misses when compared to Unshared-LRR. histogram does not benefit from sharing, since the thread blocks start accessing shared scratchpad region early in the execution, causing one of the blocks from each sharing pair to wait for the lock.
Performance Comparison.
7.1.3. Overhead of Relssp Instruction. Table V shows the run-time overhead of inserting relssp instruction. We report sum of the number of instructions executed by all threads for Unshared-LRR, Shared-OWF, and Shared-OWF-OPT. We also report the number of threads launched.
From the table, we observe that the number of instructions executed by Unshared-LRR and Shared-OWF is same. This is because Shared-OWF does not insert relssp instruction, and hence the input PTX assembly is not altered. Shared-OWF-OPT increases number of executed instructions as it inserts relssp and, in some cases, GOTO instruction to split critical edges. For the applications DCT1, DCT2, SRAD1, SRAD2, NW1, and NW2, the number of additionally executed instructions (shown as Difference (SO-U) in the table) is equal to number of threads, because Shared-OWF-OPT inserts only the relssp instruction. Further, each thread executes relssp exactly once. For FDTD3d, heartwall, histogram, and MC1 applications, the number of additional instructions executed by Shared-OWF-OPT is twice that of number of threads. For these applications, each thread executes two additional instructions, that is, one relssp instruction and one GOTO instruction for splitting a critical edge. For backprop, DCT3, DCT4, and NQU applications, some threads take a path that has two additional instructions (GOT O and relssp), while other threads take the path that has one additional relssp instruction.
7.1.4. Reduction in Simulation Cycles. In Figure 15 , we observe a maximum reduction of 47.8% and an average reduction of 15.42% in the number of simulation cycles for Shared-OWF-OPT when compared to Unshared-LRR. Recall that Shared-OWF-OPT causes applications to execute more number of instructions (Table V) . These extra instructions are also counted while computing the simulation cycles for Shared-OWF-OPT.
7.1.5. Effectiveness of Optimizations. Figure 16 shows the effectiveness of our optimizations with scratchpad sharing. We observe that all applications, except FDTD-3d and histogram, show some benefit with scratchpad sharing even without any optimizations (shown as Shared-NoOpt). With OWF scheduling (Shared-OWF), applications improve further, because OWF schedules the resident warps in a way that the nonowner warps help in hiding long execution latencies. For our benchmarks, minimizing shared scratchpad region (shown as Shared-OWF-Reorder) does not have any noticeable impact. This is because (a) Most applications declare only a single scratchpad variable (Table I) in their kernel, hence the optimization is not applicable (there is only one possible order of scratchpad variable declarations); and (b) for the remaining applications, the scratchpad declarations are already ordered in the optimal fashion, that is, the access to shared scratchpad region is already minimal.
The addition of relssp instruction at the postdominator and at the optimal places is denoted as Shared-OWF-PostDom and Shared-OWF-OPT, respectively. All Set-1 applications improve with either of these optimizations, because the relssp instruction helps in releasing the shared scratchpad memory earlier. For backprop and SRAD2 applications, Shared-OWF-PostDom is better than Shared-OWF-OPT, because the threads in backprop execute one additional GOTO instruction with Shared-OWF-OPT (Shared-OWF-PostDom does not require critical edge splitting). SRAD2 has more number of stall cycles with Shared-OWF-OPT as compared to Shared-OWF-PostDom. For most of the other benchmarks, Shared-OWF-OPT performs better as it can push relssp instruction earlier than with Shared-OWF-PostDom, thus releasing shared scratchpad earlier allowing for more thread level parallelism.
As expected, Set-2 applications do not show much benefit with Shared-OWF-PostDom or Shared-OWF-OPT, since they access shared scratchpad memory till toward the end of their execution. Hence, both the optimizations insert relssp instruction in the Exit block in the CFGs. The application heartwall does not use shared scratchpad memory and hence it shows maximum benefit even without the insertion of relssp instruction.
7.1.6. Progress of Shared Thread Blocks. Figure 17 shows the effect of compiler optimizations by analyzing the progress of shared thread blocks through shared and unshared scratchpad regions. In the figure, NoOpt denotes the default scratchpad sharing when no optimizations are applied on an input kernel. Minimize denotes the scratchpad sharing, which executes an input kernel having minimum access to shared scratchpad region. PostDom and OPT use our modified scratchpad sharing approach that execute an input kernel with additional relssp instructions placed at post dominator and optimal places (Section 5.3), respectively. In the figure, we show the percentage of simulation cycles spent in unshared scratchpad region (before acquiring shared scratchpad), shared scratchpad region, and unshared scratchpad region again (after releasing the shared scratchpad), respectively. We observe that shared thread blocks in all the applications access unshared scratchpad region before they start accessing shared scratchpad memory. Hence, all the shared thread blocks can make some progress without wait. This progress is the main reason for the improvements seen with scratchpad sharing approach.
An interesting case to consider in Figure 17 is the application heartwall, where none of the shared thread blocks accesses shared scratchpad memory. However, note that this is run-time information, specific to the particular inputs used for the benchmark. In this case, there is no scope for compiler optimizations to further improve the progress of shared thread blocks. It is important to note that even though shared scratchpad memory is not accessed for the particular execution, it is used in the program code under an if-then-else condition. Thus, it is not possible to eliminate the shared scratchpad at compile-time.
It is clear from the figure that Minimize does not affect DCT1, DCT2, DCT3, DCT4, FDTD3d, histogram applications, because the kernels in these applications declare single scratchpad variable. For the remaining applications, Minimize has same effect as that of NoOpt, because the default input PTX kernel already accesses the shared scratchpad variables such that access to shared scratchpad is minimum. We also observe that PostDom and OPT approaches improve only those applications that spend considerable simulation cycles in unshared scratchpad region after last access to shared scratchpad region. We also observe that in NoOpt and Minimize approaches owner thread blocks keep shared scratchpad locked till the end of their execution. Hence, non-owner thread blocks wait for lock in the unshared scratchpad region for longer periods. However, with PostDom and AllOpt approaches, owner thread blocks release the shared scratchpad memory early using the relssp instruction, hence the non-owner thread blocks can start accessing the shared scratchpad early, minimizing the waiting time. Thus, we see an overall performance improvement. Figure 18 shows the effect of using different scheduling policies. The performance of Shared-OWF-OPT approach is compared with the baseline unshared implementation that uses greedy then old (GTO) and two-level scheduling policies, respectively. We observe that Shared-OWF-OPT approach shows an average improvement of 17.73% and 18.08% with respect to unshared GTO and two-level scheduling policies, respectively. The application FDTD3d degrade with our approach when compared to the baseline with either GTO scheduling or two-level scheduling, since it has more number of L1 and L2 cache misses with sharing. The application histogram degrades with sharing when compared to the baseline with GTO scheduling because of a greater number of L1 misses. However, histogram with sharing performs better than the baseline with two-level policy.
Comparison with Different Schedulers.
7.1.8. Resource Savings. Figure 19 compares the IPC of Shared-OWF-OPT with Unshared-LRR that uses twice the amount of scratchpad memory on GPU. We observe that DCT3, DCT4, NQU, and heartwall show improvement with Shared-OWF-OPT over Unshared-LRR even with half the scratchpad memory. This is because sharing helps in increasing the TLP by launching additional thread blocks in each SM. The applications DCT1, DCT2, SRAD1, SRAD2, and MC1 applications perform comparable with both the approaches. For the remaining applications, Unshared-LRR with double scratchpad memory performs better than sharing, since a greater number of thread blocks are able to make progress with the former.
Analysis of Set-3 Benchmarks
Performance analysis of Set-3 benchmarks is shown in the Figure 20 . Recall that the number of thread blocks launched by these applications is not limited by the scratchpad memory. We observe that the performance of the applications with Unshared-LRR, Shared-LRR, and Shared-LRR-OPT is exactly the same. For Set-3 applications all thread blocks are launched in unsharing mode. Hence Shared-LRR behaves exactly same as Unshared-LRR. Since these applications do not use any shared scratchpad memory, our compiler optimizations do not insert relssp instruction in their PTX code. Hence, the number of instructions executed by the Shared-LRR-OPT approach is same as that of Shared-LRR. Similarly, we see that Unshared-GTO, Shared-GTO, and Shared-GTO-OPT behave exactly the same. However, with OWF optimization, Shared-OWF and Shared-OWF-OPT is comparable to the Unshared-GTO, because OWF optimization arranges the resident warps according to the owner. Since all the the thread blocks own their scratchpad memory, they are sorted according to the dynamic warp id. Hence, they perform comparable to Unshared-GTO. The performances with Shared-OWF and Shared-OWF-OPT are the same, because the compiler optimizations do not insert any relssp instruction.
Additional Experiments
7.3.1. Performance Comparison with Other Configurations. To further verify the effectiveness of our approach, we evaluated it on two GPU configurations that use scratchpad memory of size 48 and 64KB per SM (Table VII) . The scratchpad memory and thread block parameters are similar to that of NVIDIA's Kepler and Maxwell architectures, respectively. The benchmarks that are used for the evaluation are shown in Table VI . The changes in Table VI with respect to those in Table I are: -Kernel scratchpad memory size for DCT1 and DCT2 is increased from 2112 to 8320. This change ensures that applications are limited by scratchpad memory for both the configurations. -A new application, MC2, is created based on MC1-the only difference being that kernel scratchpad memory size is increased to 13824, this is to enable scratchpad sharing for Configuration-2. -The applications DCT3, DCT4, SRAD1, and SRAD2 are dropped as scratchpad sharing could not be made applicable even by increasing the kernel scratchpad memory size. These applications are limited either by the number of thread blocks or by the number of threads.
Note that scratchpad sharing is applicable for MC1, FDTD3d, and heartwall only with Configuration-1, but not with Configuration-2 (Table VII) . In addition, we performed experiments with 16KB scratchpad memory per SM for two new applications, kmeans and lud. Figure 21 shows the performance comparison of our approach with the two baseline configurations in terms of number of instructions executed per cycle. In the figure, we use Unshared-LRR-48K to denote the baseline approach that uses 48KB scratchpad memory (according to Configuration-1) and Shared-OWF-OPT-48K to denote the scratchpad sharing approach (with all optimizations) that use 48KB scratchpad memory. The notations Unshared-LRR-64K and Shared-OWF-OPT-64K, which use 64KB scratchpad memory configuration, are defined analogously.
We observe that with Shared-OWF-OPT-48K, all the applications except FDTD3d and DCT2 show performance improvement when compared to Unshared-LRR-48K. Similarly with Shared-OWF-OPT-64K, all the applications perform better when compared to Unshared-LRR-64K. Consider the applications backprop, DCT1, histogram, MC2, and NQU. These applications with Shared-OWF-OPT-48K perform better even when compared to Unshared-LRR-64K. Also, these applications, when used with Shared-OWF-OPT-64K, perform better than Unshared-LRR-64K as well. NW1 and NW2 show improvement with scratchpad sharing when compared to their respective baseline approaches. Applications heartwall and MC1, where scratchpad sharing is applicable only with Configuration-1 (Table VII) , show improvement when compared to Unshared-LRR-48K. For DCT2, increasing the amount of scratchpad memory from 48KB to 64KB per SM does not improve the performance of Unshared-LRR configuration, since it increases number of stall cycles in the SM. Hence increase in the number of thread blocks for Shared-OWF-OPT-48K does not improve its performance w.r.t Unshared-LRR-48K. However, Shared-OWF-OPT-48K performs better than Shared-OWF-OPT-64K, because Shared-OWF-OPT-48K has lesser number of thread blocks that make more progress, hence reducing resource contention. FDTD3d does not show improvement with scratchpad sharing due to increase in the stall cycles with our approach. Also additional benchmarks, kmeans and lud show improvement with Shared-OWF-OPT-16K when compared to Unshared-LRR-16K. To summarize, our approach helps in improving the performance of the applications even with increase in the size of the scratchpad memory per SM. [Yang et al. 2012] . Figure 22 compares the performance of our approach with the software approaches proposed by Yang et al. [2012] in terms of number of simulation cycles. We use their benchmarks (Table VIII) , and simulate them on the GPU configuration shown in Table II . In the figure, Unshared-LRR and Shared-OWF-OPT denote the baseline and scratchpad sharing approaches, respectively. VTB, VTB_PIPE, and CO_VTB denote the compiler optimizations proposed by Yang et al. [2012] .
Performance Comparison with Shared Memory Multiplexing
8 Similarly, we use Shared-VTB-OWF-OPT, Shared-VTB_PIPE-OWF-OPT, and Shared-CO_VTB-OWF-OPT to measure performance of scratchpad sharing on the applications that are optimized with VTB, VTB_PIPE, and CO_VTB, respectively.
In the experiments, we observe a change in the number of executed instructions for VTB, VTB_PIPE, and CO_VTB approaches, because they require modifications to the benchmarks. The difference in the number of instructions along with their IPC values are reported in Jatala et al. [2016b] . In Figure 22 , application MC performs better (spends fewer simulation cycles) with Shared-OWF-OPT than with Unshared-LLR, VTB, VTB_PIPE, and CO_VTB approaches. Interestingly, applying Shared-OWF-OPT on top of VTB, VTB_PIPE, or CO_VTB improves the performance further. Similarly, FFT shows improvement with Shared-OWF-OPT when compared to Unshared-LRR and VTB_PIPE. In this case also Shared-VTB_PIPE-OWF-OPT outperforms VTB_PIPE. In contrast, for the application HG, sharing does not impact the performance, even on the top of VTB and VTB_PIPE optimizations. This is because the additional thread blocks launched do not make much progress before they start accessing shared scratchpad. For the same reason, scratchpad sharing does not impact on MV. The applications CV and SP perform better with VTB_PIPE than with Shared-OWF-OPT. However, the performance is further improved when scratchpad sharing is combined with VTB and VTB_PIPE approaches. It can be concluded from these experiments that scratchpad sharing and shared memory multiplexing approaches compliment each other well, and most applications show the best performance when the two approaches are combined.
RELATED WORK
Resource sharing technique [Jatala et al. 2016a] , proposed by the authors earlier, improves the throughput by minimizing the register and scratchpad memory underutilization by modifying the GPU architecture and scheduling algorithm. They further propose two optimizations, viz. Unrolling and Reordering of Register Declarations and Dynamic Warp Execution, to improve register utilization and reduce long latencies of register sharing. This work improves their approach by introducing compiler optimizations for better layout of scratchpad variables. It also proposes an algorithm to promote early release of shared scratchpad with the help of new relssp instructions. Other related approaches that improve the performance of GPUs are discussed below:
Resource Management in GPUs. Shared memory multiplexing [Yang et al. 2012] proposes solutions that come closest to our approach. They provide software and hardware solutions to address the TLP problem caused by limited shared memory. The software approach combines two thread blocks into a single virtual thread block. The two thread blocks in a virtual block can execute instructions in parallel, as long as they do not access shared memory; and become serial when they need to access shared memory. The article also describes a mechanism (called CO-VTB) that divides the shared memory into private and public part so the thread blocks in a virtual block can access the private part in parallel and the public part in serial. However, CO-VTB has a high overhead of partitioning the data into private and public part, and is not suitable for all workloads. Also, they need to generate the code manually. The article also gives a hardware solution to dynamically allocate and deallocate scratchpad memory using the existing barrier instruction. Again, these instructions need to be inserted manually in the code, and nesting of the barrier instructions is not allowed to avoid any deadlocks.
In contrast, ours is a hardware solution that allows launching additional thread blocks in each SM. These additional thread blocks use the wasted scratchpad memory and also share part of the allocated scratchpad memory with other resident thread blocks. The additional thread blocks launched in our approach make progress as long as they do not require shared scratchpad memory, and wait until the shared scratchpad is released by other thread blocks. Our approach is fully automatic-our compiler optimization automatically identifies the regions of the shared and unshared scratchpad memory and inserts instruction to release the shared scratchpad as early as possible. Even in the presence of barrier instructions, our approach cannot have deadlocks. In addition, we propose a warp scheduling mechanism that effectively schedule these additional warps to hide the long latencies in a better way. Section 7.3.2 compares our work with theirs quantitatively, on the same benchmarks.
Warp level divergence technique [Xiang et al. 2014] improves the TLP by minimizing register underutilization. It launches one additional partial thread block when there are insufficient number of registers for an entire thread block. However, the number of warps in the partial thread block is decided by the number of unutilized registers, and also the partial thread block does not share registers with any other thread blocks. The unified storage approach [Gebhart et al. 2012] allocates the resources of SM (such as registers, scratchpad memory, and cache) dynamically as per the application demand. Tarjan and Skadron [2011] use virtual registers to launch more thread blocks. These registers are mapped to the physical registers as per the demand. Our compiler optimizations can help in early release of unused registers with this approach. Gomez-Luna et al. [2013] describe a mechanism to lock and unlock parts of scratchpad memory. We can reutilize the existing mechanism by defining a custom hash function that maps shared scratchpad memory regions to corresponding lock addresses. For unshared scratch region, the access can be given directly. propose a dynamic algorithm to launch the optimal number of thread blocks in an SM to reduce the resource contention. We can combine their techniques with our approach to reduce the increase in the stall cycles that occur with shared thread blocks. Li et al. [2011] propose a resource virtualization scheme for sharing of GPU resources with multiprocessors. The virtualization layer proposed by them helps in improving the performance by overlapping multiple kernels executions. formulated the problem of scratchpad memory allocation as an integer programming problem, which maximizes scratchpad memory access and minimizes device memory access to improve GPU performance. Their framework can allocate parts of arrays on scratchpad, and also suggest profitable loop transformations. Hayes and Zhang [2014] proposed on-chip memory allocation scheme for efficient utilization of GPU resources. It aims to alleviate register pressure by spilling registers to scratchpad memory instead of local memory. Xie et al. [2015] proposed a compile time coordinated register allocation scheme to minimize the cost of spilling registers. These schemes do not propose any architectural change to GPUs and are orthogonal to our approach of scratchpad sharing.
Compiler Optimizations for Efficient Resource Utilization in GPUs.
Scheduling Techniques for GPUs. The two-level warp scheduling algorithm, proposed by Narasiman et al. [2011] , forms groups of warps and uses LRR to schedule warps in a group. It also proposes a large warp microarchitecture to minimize resource underutilization. Lee and Wu [2014] hide the long execution latencies by scheduling critical warps more frequently than other than warps. It helps in finishing the thread block sooner thus improving resource utilization. However, it requires the knowledge of critical warps. To address the problem, Lee et al. [2015] proposed a coordinated solution that identifies the critical warps at run-time using instructions and stall cycles. Further, they proposed a greedy based critical warp scheduling algorithm to accelerate the critical warps in the SMs. OWL ] provides a scheduling mechanism to reduce cache contention and to improve DRAM bank level parallelism. focus on reducing resource contention by providing lazy thread block scheduling mechanism. They also proposed block level CTA scheduling policy that allocates consecutive CTAs into the same SM to exploit cache locality.
Improving GPU Performance through Memory Management. Several other approaches exploit memory hierarchy to improve the performance of GPU applications. Li et al. [2015b] proposed compiler techniques to efficiently place data onto registers, scratchpad memory, and global memory by analyzing data access patterns. Sethia et al. [2015] proposed a scheduling policy that improves the GPU performance of memory intensive workloads. Their approach detects memory saturation events and prioritizes the memory requests of a single warp to improve cache hit rate. Li et al. [2015a] provide a mechanism to handle the cache contention problem that occurs due to increased number of resident threads in an SM. Their approach is alternative to the thread throttling techniques [Rogers et al. 2012; .
Problems with Warp Divergence. Other techniques to improve GPU performance is by handling warp divergence. Dynamic warp formation [Fung et al. 2007] addresses the limited thread level parallelism that is present due to branch divergence. It dynamically forms new warps based on branch target condition. However, the performance of this approach is limited by the warp scheduling policy. Thread block compaction [Fung and Aamodt 2011] addresses the limitation of dynamic warp formation that occurs when the new warps that are formed may require more number of memory accesses. Their approach provides a solution by regrouping the new warps at the reconverging points. However, in their solution, warps need to wait for other warps to reach the divergent path. Anantpur and Govindarajan [2014] proposed linearization technique to avoid duplicate execution of instructions that occurs due to branch divergence in GPUs. Brunie et al. [2012] and Han and Abdelrahman [2011] provide hardware and software solutions to handle branch divergence in GPUs.
Miscellaneous. Warped pre-execution [Lee et al. 2016 ] accelerates a single warp by executing independent instructions when a warp is stalled due to long latency instruction. Huo et al. [2010] and Gutierrez et al. [2008] show that several applications are improved by using scratchpad memory instead of using global memory.
CONCLUSIONS AND FUTURE WORK
In this article, we propose architectural changes and compiler optimizations for sharing scratchpad effectively to address the underutilization of scratchpad memory in GPUs. Experiments with various benchmarks help us conclude that if the number of resident thread blocks launched by an application is limited by scratchpad (Table I) , scratchpad sharing (with the compiler optimizations) improves the performance. On the other hand, for other applications where the number of thread blocks is not limited by scratchpad (Table IV) , the hardware changes do not negatively impact the run-time.
We observe that scratchpad sharing will be more effective if programs that need scratchpad memory start accessing it as late as possible and completes as early as possible. This allows additional thread blocks to increase the TLP by executing more number of instructions before they start accessing shared scratchpad memory.
In future, we would like to extend our work to integrate register sharing approach [Jatala et al. 2016a] . Value range analysis techniques [Harrison 1977; Quintao Pereira et al. 2013] , typically employed for detecting buffer overflows, can be incorporated in our approach to refine the access ranges of shared scratchpad variables, thus help release shared scratchpad even earlier. We need to study the impact of hardware changes on power consumption and find ways to minimize it.
